summaryrefslogtreecommitdiff
path: root/keyboards/input_club/k_type/i2c_master.c
diff options
context:
space:
mode:
authorpeepeetee <43021794+peepeetee@users.noreply.github.com>2022-02-06 13:16:21 +0800
committerGitHub <noreply@github.com>2022-02-05 21:16:21 -0800
commit38e085df87820941bcfcdce3b3bc16e46855f557 (patch)
treecf0d99e0b6a4f3780d35e079d555e31b7a6d002d /keyboards/input_club/k_type/i2c_master.c
parent10fa737ab879fea7cdb03b393d1efbcb28a4a12f (diff)
move input club keyboards into vendor folder (#15788)
Diffstat (limited to 'keyboards/input_club/k_type/i2c_master.c')
-rw-r--r--keyboards/input_club/k_type/i2c_master.c150
1 files changed, 150 insertions, 0 deletions
diff --git a/keyboards/input_club/k_type/i2c_master.c b/keyboards/input_club/k_type/i2c_master.c
new file mode 100644
index 0000000000..af34d55ef6
--- /dev/null
+++ b/keyboards/input_club/k_type/i2c_master.c
@@ -0,0 +1,150 @@
+/* Copyright 2018 Jack Humbert
+ * Copyright 2018 Yiancar
+ *
+ * This program is free software: you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation, either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/* This library is only valid for STM32 processors.
+ * This library follows the convention of the AVR i2c_master library.
+ * As a result addresses are expected to be already shifted (addr << 1).
+ * I2CD1 is the default driver which corresponds to pins B6 and B7. This
+ * can be changed.
+ * Please ensure that HAL_USE_I2C is TRUE in the halconf.h file and that
+ * STM32_I2C_USE_I2C1 is TRUE in the mcuconf.h file. Pins B6 and B7 are used
+ * but using any other I2C pins should be trivial.
+ */
+
+#ifdef RGB_MATRIX_ENABLE
+
+
+#include "quantum.h"
+#include "i2c_master.h"
+#include <string.h>
+#include <hal.h>
+
+static uint8_t i2c_address;
+
+I2CDriver *drivers[I2C_COUNT];
+
+static const I2CConfig i2cconfig = {
+#if defined(USE_I2CV1_CONTRIB)
+ I2C1_CLOCK_SPEED,
+#elif defined(USE_I2CV1)
+ I2C1_OPMODE,
+ I2C1_CLOCK_SPEED,
+ I2C1_DUTY_CYCLE,
+#else
+ // This configures the I2C clock to 400khz assuming a 72Mhz clock
+ // For more info : https://www.st.com/en/embedded-software/stsw-stm32126.html
+ STM32_TIMINGR_PRESC(I2C1_TIMINGR_PRESC) | STM32_TIMINGR_SCLDEL(I2C1_TIMINGR_SCLDEL) | STM32_TIMINGR_SDADEL(I2C1_TIMINGR_SDADEL) | STM32_TIMINGR_SCLH(I2C1_TIMINGR_SCLH) | STM32_TIMINGR_SCLL(I2C1_TIMINGR_SCLL), 0, 0
+#endif
+};
+
+static i2c_status_t chibios_to_qmk(const msg_t* status) {
+ switch (*status) {
+ case I2C_NO_ERROR:
+ return I2C_STATUS_SUCCESS;
+ case I2C_TIMEOUT:
+ return I2C_STATUS_TIMEOUT;
+ // I2C_BUS_ERROR, I2C_ARBITRATION_LOST, I2C_ACK_FAILURE, I2C_OVERRUN, I2C_PEC_ERROR, I2C_SMB_ALERT
+ default:
+ return I2C_STATUS_ERROR;
+ }
+}
+
+__attribute__((weak)) void i2c_init(I2CDriver *driver, ioline_t scl_pin, ioline_t sda_pin) {
+ static uint8_t index = 0;
+ if (index < I2C_COUNT) {
+
+ // Try releasing special pins for a short time
+ palSetLineMode(scl_pin, PAL_MODE_INPUT);
+ palSetLineMode(sda_pin, PAL_MODE_INPUT);
+
+ chThdSleepMilliseconds(10);
+
+#if defined(USE_GPIOV1)
+ palSetLineMode(scl_pin, I2C1_SCL_PAL_MODE);
+ palSetLineMode(sda_pin, I2C1_SDA_PAL_MODE);
+#else
+ palSetLineMode(scl_pin, PAL_MODE_ALTERNATE(I2C1_SCL_PAL_MODE) | PAL_OUTPUT_TYPE_OPENDRAIN);
+ palSetLineMode(sda_pin, PAL_MODE_ALTERNATE(I2C1_SDA_PAL_MODE) | PAL_OUTPUT_TYPE_OPENDRAIN);
+#endif
+
+ drivers[index++] = driver;
+ }
+}
+
+i2c_status_t i2c_start(uint8_t index, uint8_t address) {
+ if(index >= I2C_COUNT) {
+ return I2C_STATUS_ERROR;
+ }
+ i2c_address = address;
+ i2cStart(drivers[index], &i2cconfig);
+ return I2C_STATUS_SUCCESS;
+}
+
+i2c_status_t i2c_transmit(uint8_t index, uint8_t address, const uint8_t* data, uint16_t length, uint16_t timeout) {
+ if(index >= I2C_COUNT) {
+ return I2C_STATUS_ERROR;
+ }
+ i2c_address = address;
+ i2cStart(drivers[index], &i2cconfig);
+ msg_t status = i2cMasterTransmitTimeout(drivers[index], (i2c_address >> 1), data, length, 0, 0, TIME_MS2I(timeout));
+ return chibios_to_qmk(&status);
+}
+
+i2c_status_t i2c_receive(uint8_t index, uint8_t address, uint8_t* data, uint16_t length, uint16_t timeout) {
+ if(index >= I2C_COUNT) {
+ return I2C_STATUS_ERROR;
+ }
+ i2c_address = address;
+ i2cStart(drivers[index], &i2cconfig);
+ msg_t status = i2cMasterReceiveTimeout(drivers[index], (i2c_address >> 1), data, length, TIME_MS2I(timeout));
+ return chibios_to_qmk(&status);
+}
+
+i2c_status_t i2c_writeReg(uint8_t index, uint8_t devaddr, uint8_t regaddr, const uint8_t* data, uint16_t length, uint16_t timeout) {
+ if(index >= I2C_COUNT) {
+ return I2C_STATUS_ERROR;
+ }
+ i2c_address = devaddr;
+ i2cStart(drivers[index], &i2cconfig);
+
+ uint8_t complete_packet[length + 1];
+ for (uint8_t i = 0; i < length; i++) {
+ complete_packet[i + 1] = data[i];
+ }
+ complete_packet[0] = regaddr;
+
+ msg_t status = i2cMasterTransmitTimeout(drivers[index], (i2c_address >> 1), complete_packet, length + 1, 0, 0, TIME_MS2I(timeout));
+ return chibios_to_qmk(&status);
+}
+
+i2c_status_t i2c_readReg(uint8_t index, uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length, uint16_t timeout) {
+ if(index >= I2C_COUNT) {
+ return I2C_STATUS_ERROR;
+ }
+ i2c_address = devaddr;
+ i2cStart(drivers[index], &i2cconfig);
+ msg_t status = i2cMasterTransmitTimeout(drivers[index], (i2c_address >> 1), &regaddr, 1, data, length, TIME_MS2I(timeout));
+ return chibios_to_qmk(&status);
+}
+
+void i2c_stop(uint8_t index) {
+ if(index < I2C_COUNT) {
+ i2cStop(drivers[index]);
+ }
+}
+
+#endif