summaryrefslogtreecommitdiff
path: root/tool/mbed/mbed-sdk/libraries/mbed/targets/hal/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_K22F/PeripheralNames.h
blob: e909fd4bc4acd0b0b522ba84f8a5809ee0cb5b42 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
/* mbed Microcontroller Library
 * Copyright (c) 2006-2013 ARM Limited
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#ifndef MBED_PERIPHERALNAMES_H
#define MBED_PERIPHERALNAMES_H

#include "cmsis.h"

#ifdef __cplusplus
extern "C" {
#endif

typedef enum {
    OSC32KCLK = 0,
} RTCName;

typedef enum {
    UART_0 = 0,
    UART_1 = 1,
    UART_2 = 2,
} UARTName;

#define STDIO_UART_TX     USBTX
#define STDIO_UART_RX     USBRX
#define STDIO_UART        UART_1

typedef enum {
    I2C_0 = 0,
    I2C_1 = 1,
} I2CName;

#define TPM_SHIFT   8
typedef enum {
    PWM_00  = (0 << TPM_SHIFT) | (0),  // FTM0 CH0
    PWM_01  = (0 << TPM_SHIFT) | (1),  // FTM0 CH1
    PWM_02  = (0 << TPM_SHIFT) | (2),  // FTM0 CH2
    PWM_03  = (0 << TPM_SHIFT) | (3),  // FTM0 CH3
    PWM_04  = (0 << TPM_SHIFT) | (4),  // FTM0 CH4
    PWM_05  = (0 << TPM_SHIFT) | (5),  // FTM0 CH5
    PWM_06  = (0 << TPM_SHIFT) | (6),  // FTM0 CH6
    PWM_07  = (0 << TPM_SHIFT) | (7),  // FTM0 CH7
    PWM_10  = (1 << TPM_SHIFT) | (0),  // FTM1 CH0
    PWM_11 = (1 << TPM_SHIFT) | (1),  // FTM1 CH1
    PWM_12 = (1 << TPM_SHIFT) | (2),  // FTM1 CH2
    PWM_13 = (1 << TPM_SHIFT) | (3),  // FTM1 CH3
    PWM_14 = (1 << TPM_SHIFT) | (4),  // FTM1 CH4
    PWM_15 = (1 << TPM_SHIFT) | (5),  // FTM1 CH5
    PWM_16 = (1 << TPM_SHIFT) | (6),  // FTM1 CH6
    PWM_17 = (1 << TPM_SHIFT) | (7),  // FTM1 CH7
    PWM_20 = (2 << TPM_SHIFT) | (0),  // FTM2 CH0
    PWM_21 = (2 << TPM_SHIFT) | (1),  // FTM2 CH1
    PWM_22 = (2 << TPM_SHIFT) | (2),  // FTM2 CH2
    PWM_23 = (2 << TPM_SHIFT) | (3),  // FTM2 CH3
    PWM_24 = (2 << TPM_SHIFT) | (4),  // FTM2 CH4
    PWM_25 = (2 << TPM_SHIFT) | (5),  // FTM2 CH5
    PWM_26 = (2 << TPM_SHIFT) | (6),  // FTM2 CH6
    PWM_27 = (2 << TPM_SHIFT) | (7),  // FTM2 CH7
    PWM_30 = (3 << TPM_SHIFT) | (0),  // FTM3 CH0
    PWM_31 = (3 << TPM_SHIFT) | (1),  // FTM3 CH1
    PWM_32 = (3 << TPM_SHIFT) | (2),  // FTM3 CH2
    PWM_33 = (3 << TPM_SHIFT) | (3),  // FTM3 CH3
    PWM_34 = (3 << TPM_SHIFT) | (4),  // FTM3 CH4
    PWM_35 = (3 << TPM_SHIFT) | (5),  // FTM3 CH5
    PWM_36 = (3 << TPM_SHIFT) | (6),  // FTM3 CH6
    PWM_37 = (3 << TPM_SHIFT) | (7),  // FTM3 CH7
} PWMName;

#define ADC_INSTANCE_SHIFT           8
#define ADC_B_CHANNEL_SHIFT          5
typedef enum {
    ADC0_SE4b = (0 << ADC_INSTANCE_SHIFT) | (1 << ADC_B_CHANNEL_SHIFT) | 4,
    ADC0_SE5b = (0 << ADC_INSTANCE_SHIFT) | (1 << ADC_B_CHANNEL_SHIFT) | 5,
    ADC0_SE6b = (0 << ADC_INSTANCE_SHIFT) | (1 << ADC_B_CHANNEL_SHIFT) | 6,
    ADC0_SE7b = (0 << ADC_INSTANCE_SHIFT) | (1 << ADC_B_CHANNEL_SHIFT) | 7,
    ADC0_SE8  = (0 << ADC_INSTANCE_SHIFT) | 8,
    ADC0_SE9  = (0 << ADC_INSTANCE_SHIFT) | 9,
    ADC0_SE12 = (0 << ADC_INSTANCE_SHIFT) | 12,
    ADC0_SE13 = (0 << ADC_INSTANCE_SHIFT) | 13,
    ADC0_SE14 = (0 << ADC_INSTANCE_SHIFT) | 14,
    ADC0_SE15 = (0 << ADC_INSTANCE_SHIFT) | 15,
    ADC0_SE16 = (0 << ADC_INSTANCE_SHIFT) | 16,
    ADC0_SE17 = (0 << ADC_INSTANCE_SHIFT) | 17,
    ADC0_SE18 = (0 << ADC_INSTANCE_SHIFT) | 18,
    ADC1_SE4b = (1 << ADC_INSTANCE_SHIFT) | 4,
    ADC1_SE5b = (1 << ADC_INSTANCE_SHIFT) | 5,
    ADC1_SE6b = (1 << ADC_INSTANCE_SHIFT) | 6,
    ADC1_SE7b = (1 << ADC_INSTANCE_SHIFT) | 7,
    ADC1_SE8  = (1 << ADC_INSTANCE_SHIFT) | 8,
    ADC1_SE9  = (1 << ADC_INSTANCE_SHIFT) | 9,
    ADC1_SE12 = (1 << ADC_INSTANCE_SHIFT) | 12,
    ADC1_SE13 = (1 << ADC_INSTANCE_SHIFT) | 13,
    ADC1_SE14 = (1 << ADC_INSTANCE_SHIFT) | 14,
    ADC1_SE15 = (1 << ADC_INSTANCE_SHIFT) | 15,
    ADC1_SE16 = (1 << ADC_INSTANCE_SHIFT) | 16,
    ADC1_SE17 = (1 << ADC_INSTANCE_SHIFT) | 17,
    ADC1_SE18 = (1 << ADC_INSTANCE_SHIFT) | 18,
} ADCName;

typedef enum {
    DAC_0 = 0
} DACName;


typedef enum {
    SPI_0 = 0,
    SPI_1 = 1,
} SPIName;

#ifdef __cplusplus
}
#endif

#endif